Design and Implementation of a Low-Power ALU Using Quaternary Reversible Logic for Optimized Quantum Cost

International Journal of Emerging Research in Science, Engineering, and Management
Vol. 2, Issue 3, pp. 291-296, March 2026.

https://doi.org/10.58482/ijersem.v2i3.37

This work is licensed under a Creative Commons Attribution 4.0 International License.

Design and Implementation of a Low-Power ALU Using Quaternary Reversible Logic for Optimized Quantum Cost

Full Text PDF

R Leelavathi

K Lakshmi Vyshnavi

P Nagendra

P Prabhanjan Kumar

Mahamkali Mounika

Thota Kavya

Department of ECE, Siddartha Institute of Science and Technology, Puttur, India.

Abstract: Reversible computing has emerged as a promising solution for reducing energy dissipation in digital systems by addressing the fundamental limitations caused by information loss. Quaternary reversible logic, which uses multi-valued representations, provides higher information density, reduced interconnect complexity, and better scalability when compared to conventional binary logic. This work presents the design and implementation of a quaternary reversible Arithmetic Logic Unit (ALU) that integrates essential computational modules, including arithmetic units, logical units, memory units, decoders, and multiplexers. The proposed architecture supports efficient data routing and precise operation control through a scalable control unit and a selection-line-based design approach. The designed ALU demonstrates reduced quantum cost, fewer garbage outputs, and minimized constant inputs in comparison with existing reversible ALU designs, while remaining compatible with larger reversible and quantum computing architectures. Simulation results and comparative analysis validate the improved efficiency and low-power potential of the proposed system, making it suitable for next-generation computing applications. The complete design is implemented using Verilog HDL and synthesized and simulated using Xilinx Vivado Design Suite 2025.

Keywords: Low-power ALU, Reversible Logic, Quantum Cost, Verilog HDL, Xilinx Vivado.

References: 

  1. M. A. Baig, A. Mishra and S. Sarkar, “Low Power ALU Design using Pre-Computational LUT for RV32M Processor,” 2025 IEEE 6th India Council International Subsections Conference (INDISCON), Rourkela, India, 2025, pp. 1-4, doi: 10.1109/INDISCON66021.2025.11253853.
  2. P. Nautiyal, P. Madduri and S. Negi, “Implementation of an ALU using modified carry select adder for low power and area-efficient applications,” 2015 International Conference on Computer and Computational Sciences (ICCCS), Greater Noida, India, 2015, pp. 22-25, doi: 10.1109/ICCACS.2015.7361316.
  3. E. Manor, A. Ben-David, and S. Greenberg, “CORDIC hardware acceleration using DMA-Based ISA extension,” Journal of Low Power Electronics and Applications, vol. 12, no. 1, p. 4, Jan. 2022, doi: 10.3390/jlpea12010004.
  4. C. JayaPrakash, A. Battula, and S. Velagaleti, “Design and investigation of a delay controlled ALU employing FinFET& CNTFET technologies,” e-Prime – Advances in Electrical Engineering Electronics and Energy, vol. 13, p. 101051, Jun. 2025, doi: 10.1016/j.prime.2025.101051.
  5. J. A. Rahal, B. Maamari, B. Hajri, R. Kanj, M. M. Mansour and A. Chehab, “Low power GDI ALU design with mixed logic adder functionality,” 2018 International Conference on IC Design & Technology (ICICDT), Otranto, Italy, 2018, pp. 9-12, doi: 10.1109/ICICDT.2018.8399743.
  6. S. Suresh, A. Ram, A. M and P. Sharma, “Low Power Design Analysis of ALU Using FinFET,” 2025 3rd International Conference on Device Intelligence, Computing and Communication Technologies (DICCT), Dehradun, India, 2025, pp. 218-223, doi: 10.1109/DICCT64131.2025.10986604.
  7. M. S. Mehrolia, R. K. Chourasia, Komal, A. Verma, A. K. Singh, and N. K. Chourasia, “Compact modeling of low-voltage Ti3C2Tx MXene-based TFTs for 1-bit ALU circuit implementation,” Carbon Trends, vol. 20, p. 100546, Jul. 2025, doi: 10.1016/j.cartre.2025.100546.
  8. M. Shakir, S. Hou, R. Hedayati, B. G. Malm, M. Östling, and C.-M. Zetterling, “Towards silicon carbide VLSI circuits for extreme environment applications,” Electronics, vol. 8, no. 5, p. 496, May 2019, doi: 10.3390/electronics8050496.
  9. K. S. Tiwari, “Design of generic vedic ALU using reversible logic,” Memories – Materials Devices Circuits and Systems, vol. 9, p. 100121, Jan. 2025, doi: 10.1016/j.memori.2025.100121.
  10. G. E. Moore, “Cramming more components onto integrated circuits, Reprinted from Electronics, volume 38, number 8, April 19, 1965, pp.114 ff.,” in IEEE Solid-State Circuits Society Newsletter, vol. 11, no. 3, pp. 33-35, Sept. 2006, doi: 10.1109/N-SSC.2006.4785860.
  11. V. Shukla, O. P. Singh, G. R. Mishra, and R. K. Tiwari, “Reversible realization of N-bit arithmetic circuit for low power loss ALU applications,” Procedia Computer Science, vol. 125, pp. 847–854, Jan. 2018, doi: 10.1016/j.procs.2017.12.108.
  12. Deepali, I. Saini and M. Khosla, “Low Power 32-bit Synchronous and Reconfigurable ALU Design using Chain Structure,” 2020 11th International Conference on Computing, Communication and Networking Technologies (ICCCNT), Kharagpur, India, 2020, pp. 1-7, doi: 10.1109/ICCCNT49239.2020.9225556.
Download PDF

This article is part of Volume 2, Issue 3 (March 2026)